

ARMv8 and RISC-V axiomatic memory models

arch switches between ARMv8 and RISC-V.

```
let obs = rfe | fr | co
let dob = addr | data
           | (addr | data); rfi
           | (ctrl | addr); po; [W]
           | (ctrl | addr); po; [i sb]; po; [R]
let aob = [range(rmw)]; rfi; (if arch = RISC-V then R else [A|Q])
let bob = [R]; po; [dmb.rr]; po; [R]
           | [R]; po; [dmb.rw]; po; [W]
           | [W]; po; [dmb.wr]; po; [R]
           | [W]; po; [dmb.ww]; po; [W]
           | [L]; po; [A]
           | [A|Q]; po
           | po; [L]
           | if arch = RISC-V then rmw
let ob = obs | dob | aob | bob
acyclic po-loc | fr | co | rf as internal
acyclic ob as external
empty rmw & (fre; coe) as atomic
```

The barriers here are dmb.rw, dmb.rr, dmb.wr, dmb.ww. All others are just combinations of these, for example: ARMv8's dmb.ld = dmb.rw; dmb.rr.